# **Research of Germanium on Insulator**

1

Haiyan Jin, visiting scholar

# Collaborators: Eric Liu and Prof.Nathan Cheung EECS, UC Berkeley

The work is supported by the UC Discovery FLCC and IMPACT programs

GeO



Institute of Microelectronics Peking University, Beijing, China



ULSI SOC MEMS

Wang Yangyuan Professor and Director of Institute of Microelectronics

Professors: 49

Undergraduate students : 60~80/year

Graduate students : 40~55/year

GeO





- Over 10-million USD process and analyzing equipment in a 900m<sup>2</sup> clean room.
- CMOS, Bipolar, especially MEMS baseline process.

GeOl



# OUTLINE

Part I State of the art on GeOI

- An introduction to GeOI
- Main approaches for GeOI fabrication

Part II Our research about GeOI

Bulk and Epi Ge wafer are transferred on substrate

GeO

- A new method was presented to extract mobility
- Mobility and interface trap density are improved



Part I State of the art on GeOI

An introduction to GeOI
 What is GeOI ? GeOI = "Ge"+ "OI"



GeOl

Seminal

5

# Why GeOI ?

Advantages of "Ge"

- Significantly higher bulk electron and hole mobilities
- Higher thermal injection velocity
- Lower Schottky barrier due to smaller Ge band-gap

GeO

• Allowing a smaller VDD

Advantages of "on-Insulator"

- Partially overcoming the high leakage current
- Potential substrate for FinFET structures



7

- copyright: Lucent / Bell Labs
- The first transistor was invented in 1947 by William Shockley, John Bardeen and Walter Brattain.

The first transistor and IC are all made of Germanium

GeOl



# The Myth: Si is the newer technology

GeOl

Identified by Lavoisier in 1787



In 1886, Coca Cola was invented



Seminal

Identified in 1886

## Part I State of the art on GeOI

- An introduction to GeOI
- Main approaches for GeOI fabrication
   Ge condensation method
   Rapid Melt Growth
   Mechanical and Thermal Ion-Cut

GeO



9



• Ge condensation technique: (a) Commercial SOI wafer, (b) SiGe layer is grown epitaxially on an SOI wafer, (c) Oxidation of SGOI, (d) Complete Ge condensation and (e) GeOI wafer after removing surface oxide.

GeO

Seminal

## Rapid Melt Growth (RMG)





## **GeOI** device

GeOl





P-Channel Germanium FinFET Based on RMG Jia Feng, et al.(Stanford University), EDL, 2007

First Deep Sub-Micron GeOI PMOSFET A.Pouydebasque, et al. (CEA-LETI MINATEC, FRANCE)

Seminal

## Advantages of ion-cut method

- Wafer-scale transfer for all wafer sizes
- Layout Pattern independent
- High quality GeOI decided by bulk Ge or Epi-Ge

GeO

• An extension of mature SOI technology



#### Part II Our research about GeOI

- Bulk and Epi Ge wafers were transferred
- A new method was presented to extract mobility
- Mobility and interface trap density are improved

GeO





GeO

Seminal

Feb.29<sup>th</sup>, 2008

16



The pillow defects of GeOI annealt at various temperature. No Ge wafer surface cleaning is performed before wafer bonding. The origin of pillow defects is usually attributed to contamination on the Germanium wafer surface such as hydrocarbons.

GeO

Feb.29<sup>th</sup>, 2008

17

#### Layer Transfer Process Improvement



GeOl

(A)GeOI sample after 540°C anneal for 90 min without prebonding cleaning

B)GeOI sample after 540°C anneal for 90 min with pre-bonding cleaning



#### **Plasma surface activation**



Bonding energy of Ge with (I) SiO<sub>2</sub>/Si, O<sub>2</sub> plasma surface activation; (II) Si<sub>3</sub>N<sub>4</sub>/Si, O<sub>2</sub> plasma surface activation; (III)SiO<sub>2</sub>/Si, N<sub>2</sub> plasma surface activation.

GeOl

Seminal

#### **GeOI surface smoothing with CMP**



 GeOI surface can be smoothed down to RMS =0.3nm by CMP (CMP slurry: 0.2µm SiO2 particle mixed with KOH)

GeO

• GeOI substrates are ready for device fabrication

Seminar

Feb.29<sup>th</sup>, 2008

## The GeOI surface smoothing by CMP



## 300mm Ge wafers (UMICORE)



GeOl



Feb.29<sup>th</sup>, 2008

#### Surface steps of Epi-Ge wafer



23

#### 24 Large area Epi-Ge is transferred Si substrate Epi Ge Si substrate Epi Ge donor donor GeOl GeO 5cm 5cm 3 days furnace annealing 7 days furnace annealing Temperature increases slowly from 120 $^{\circ}$ C to 300 $^{\circ}$ C Seminar GeOl Feb.29<sup>th</sup>, 2008

#### Part II Our research about GeOI

Bulk and Epi Ge wafer are transferred on substrate

GeO

- A new method was presented to extract mobility
- Mobility and interface trap density are improved



#### Pseudo MOSFET Measurement (4-probe configuration)





G vs VG plot, which shows the accumulation, depletion and inversion regions. In depletion mode, the bulk Ge mobility is extracted by fitting theoretical data with experimental data, which is 143.8cm<sup>2</sup>/V-sec.

GeO

## In inversion mode, Channel conductance $G_{ch}$ is given by: $G_{ch} = f_g \mu_{n0} C_{ox} (V_G - V_T) / [1 + \theta (V_G - V_T)]$

GeOl



## Differentiating G<sub>ch</sub>, we obtain:

$$G_{ch} = \frac{dG_{ch}}{dV_G} = \frac{f_g \mu_{n0} C_{ox}}{[1 + \theta (V_G - V_T)]^2}$$

$$\frac{G_{ch}}{G_{ch}^{'0.5}} = \left(f_g \mu_{n0} C_{ox}\right)^{0.5} \left(V_G - V_T\right)$$

GeOl

Seminar



The extraction of the threshold voltage  $V_T$ ; The low field electron mobility at interface was extracted from the slope of the fit lines, which is 87.3cm<sup>2</sup>/V-sec.

Feb.29<sup>th</sup>, 2008

GeOl

### In accumulation mode:

$$G_{ch}' = \frac{dG_{ch}}{dV_G} = \frac{f_g \mu_{p0} C_{ox}}{\left[1 + \theta' (V_G - V_{FB})\right]^2}$$

$$\frac{G_{ch}}{G_{ch}^{'0.5}} = \left(f_g \mu_{p0} C_{ox}\right)^{0.5} \left(V_G - V_{FB}\right)$$

GeOl

Seminar



The extraction of the flatband voltage  $V_{FB}$ ; The low field hole mobility at interface was extracted from the slope of the fit lines, which is  $117.5 \text{ cm}^2/\text{V}$ -sec.

GeOl

Seminal



G vs VG plot, which shows the accumulation, depletion and inversion regions. In depletion mode, the bulk Ge mobility is extracted by fitting theoretical data with experimental data, which is 143.8cm<sup>2</sup>/V-sec.

GeO



I<sub>1,4</sub> is given by:

$$I_{1,4} = I_{bulk} + I_{int\,erface}$$

#### In depletion mode:

$$I_{bulk} >> I_{interface}$$

$$I_{1,4} = I_{bulk} + I_{int\,erface} = I_{bulk} = f_g q \mu_p (t_{Ge} - w_d) N_{Ge} V_{2,3}$$

GeOl

Seminar

$$w_{d} = \sqrt{\frac{2\varepsilon_{s}}{qN_{Ge}}\psi} = \sqrt{\frac{2\varepsilon_{s}}{qN_{Ge}}}(V_{G} - V_{FB} - V_{ox})$$

GeOl

Seminar

$$(A - G)^{2} = BV_{G} + C$$

$$A = f_{g}q\mu_{p}N_{Ge}(t_{Ge} + \varepsilon_{s}/C_{ox})$$

$$B = 2q(f_{g}\mu_{p})^{2}\varepsilon_{s}N_{Ge}$$

$$C = (f_{g}q\mu_{p}N_{Ge})^{2} [(\varepsilon_{s}/C_{ox})^{2} - \frac{2\varepsilon_{s}V_{FB}}{qN_{Ge}}]$$
Feb.29<sup>th</sup>, 2008 GeOl



G vs VG plot, which shows the accumulation, depletion and inversion regions. In depletion mode, the bulk Ge mobility is extracted by fitting theoretical data with experimental data, which is 143.8cm<sup>2</sup>/V-sec.

GeO

The extraction of interface fixed charge density, Qf



$$V_{FB} = \Phi_{Ge-Si} - Q_f / C_{ox}$$

The extracted VFB by pseudo-MOSFET is used to obtain Qf

#### The extraction of interface trap density, Qit



Hysteresis behavior is observed when VG is swept along opposite directions. This is attributed to the interface traps between Ge and the buried oxide. The shift of VT is used to obtain interface trap density Oit.



### Current GeOI Summary

Interface fixed charge density, $Q_f$	~10 <sup>11</sup> q/cm <sup>2</sup>
Interface trap density O	1011a/cm2
intenace trap density, Q <sub>it</sub>	~10194/011-
Interface hole mobility, $\mu_{p0}$	117.5 cm <sup>2</sup> /V-sec
Interface electron mobility, $\mu_{n0}$	87.3 cm <sup>2</sup> /V-sec
Bulk hole mobility, µ <sub>p</sub>	143.8 cm <sup>2</sup> /V-sec
Seminar	

GeOl

#### Part II Our research about GeOI

Bulk and Epi Ge wafer are transferred on substrate

GeO

- A new method was presented to extract mobility
- Mobility and interface trap density are improved



#### The condition of forming gas annealing

- Gas ratio : 10%H<sub>2</sub>, 90%N<sub>2</sub>
- Gas flow : 8L/min
- Temperature : 400°C~600 °C
- Time : 10min or 30min at each temperature point





# Carrier mobility improved through forming gas annealing



44

# In Progress

• Prototype GeOI MOSFET performance with ALD high-K dielectric (with Prof. J. Chang, UCLA)

GeO

• Demonstrate Strained GeOI layer transfer



## Conclusion

- GeOI is a potential next-generation substrate
- A new pseudo-MOSFET methodology is presented to extract bulk mobility of GeOI
- Mobility and Interface trap is improved by forming gas annealing

GeO





GeOl



Feb.29<sup>th</sup>, 2008

47