

Amorphous silicon thin-film transistors for flexible electronics

Helena Gleskova, I-Chun Cheng, Ke Long, Sigurd Wagner, James Sturm


**Department of Electrical Engineering and
Princeton Institute for the Science and Technology of Materials
Princeton University**

Zhigang Suo


Division of Engineering and Applied Sciences, Harvard University

**The work at Princeton University is supported
by the United States Display Consortium.**

Flexible displays



Lucent, E-Ink




<http://www.eink.com/iim/sale.html>

Transistor “backplane” and display “frontplane”

Schematic cross section
of a display

Amorphous silicon thin film transistor
generic backplane




- TFT backplane is generic for all flat panel technologies
- Add display layer on top

Outline

- Metal versus plastic foil substrate
- a-Si:H TFT deposition temperature
- Overlay alignment

Steel versus plastic

Cheng I-C. et al., IEEE EDL 27 (2006) 166.



**polymer foil
substrate**

Kattamis A.Z., Princeton University



**steel foil
substrate**

< 280°C

process temperature

up to ~1000°C

low

dimensional stability

> 10 times higher

some

visually clear

no

yes

permeable to O₂ or H₂O

no

moderate

surface roughness

rough

some

inert to chemicals

yes


no

electrical conductor

yes

Steel versus plastic

Cheng I-C. et al., IEEE EDL 27 (2006) 166.



**polymer foil
substrate**

Kattamis A.Z., Princeton University



**steel foil
substrate**

< 280°C

process temperature

up to ~1000°C

low

dimensional stability

> 10 times higher

some

visually clear

no

yes

permeable to O₂ or H₂O

no

moderate

surface roughness

rough

some

inert to chemicals


yes

no

electrical conductor

yes


α -Si:H TFTs made at 150°C on Kapton




$$I_{on}/I_{off} > 10^7, \quad \mu_{lin} \sim 0.45 \text{ cm}^2/\text{Vs}, \quad V_T \sim 2 \text{ V}$$

Acceptable TFT performance, but ...

Bias-stress instability of α -Si:H TFTs



α -Si TFT stability rises with process temperature



[1] Gleskova, IEEE TED, 2001

[2] Cheng, IEEE Proc. Solid-State and Integrated Circuit Tech., 1998

[3] Kanicki, APL, 1993

[4] Tsukada, JAP, 1991

[5] Long, Princeton Univ.


$\Rightarrow$ Must make α -Si:H TFTs at high process temperature

α -Si:H TFTs made on clear plastic at 280°C



Cherenack K., Princeton University


α -Si:H TFT stability on clear plastic substrates



ΔV_T depends only on process T, not on substrate material

Steel versus plastic

Cheng I-C. et al., IEEE EDL 27 (2006) 166.



**polymer foil
substrate**

Kattamis A.Z., Princeton University



**steel foil
substrate**

< 280°C

process temperature

up to ~1000°C

low

dimensional stability

> 10 times higher

some

visually clear

no

yes

permeable to O₂ or H₂O

no

moderate

surface roughness

rough

some

inert to chemicals




yes

no


electrical conductor

yes

Substrate stiffness affects dimensional stability

$Y_s \cdot d_s$ versus $Y_f \cdot d_f$		thin film (small d_f)	
		stiff (large Y_f)	compliant (small Y_f)
thick substrate (large d_s)	stiff (large Y_s)	poly-Si TFT / steel substrate Wu M. et al., APL 75 (1999) 2244  $Y_s \cdot d_s \gg Y_f \cdot d_f$	OLED / steel substrate Wu C.C. et al., IEEE EDL 18 (1997) 609  $Y_s \cdot d_s \gg Y_f \cdot d_f$
	compliant (small Y_s)	a-Si TFT / polymer substrate Gleskova H., Princeton University  $Y_s \cdot d_s \approx Y_f \cdot d_f$	OTFT / polymer substrate Jackson T., Penn State Univ.  $Y_s \cdot d_s \gg Y_f \cdot d_f$

α -Si:H TFT process



1. Front SiN_x passivation
2. Back SiN_x passivation




3. Cr gate metal deposition



4. Cr gate patterning - **mask 1**

α -Si:H TFT process - cont.



5. PECVD TFT stack: **5 W** SiN_x
 (i) α -Si:H
 (n^+) α -Si:H

6. Cr S/D deposition



7. S/D patterning – **mask 2**




5. PECVD TFT stack: **12 W** SiN_x
 (i) α -Si:H
 (n^+) α -Si:H

6. Cr S/D deposition




7. S/D patterning – **mask 2**



Location of alignment marks




5W gate SiN_x




~ 52 mm $\updownarrow$ shrink. ~ 25 μm



~ 52 mm
shrinkage ~ 30 μm




shrink. ~ 20 μm $\updownarrow$ ~ 52 mm



shrinkage ~ 28 μm
~ 52 mm


Average shrinkage ~ 500 ppm



12W gate SiN_x



~ 52 mm

stretching ~ 6 μm



~ 52 mm $\updownarrow$ shrink. ~ 10 μm


shrink. ~ 1 μm $\updownarrow$ ~ 52 mm




stretching ~ 3 μm

~ 52 mm

Average change ~ 100 ppm



Film grown on foil substrate at elevated temperature




$$\epsilon_s(T_r) = \frac{[(\alpha_f - \alpha_s) \cdot (T_r - T_d) + \epsilon_{bi}]}{1 + \frac{Y_s d_s}{Y_f d_f}}$$


$$\nu_f = \nu_s$$

Film release from the substrate holder


Workpiece at T_r
when held flat



Workpiece at T_r
when released from
the substrate holder




SiN_x




Bare 8 19 24 40 mW/cm²

$$R = \frac{d_s}{6 \frac{Y_f d_f}{Y_s d_s} (1 + \nu) [(\alpha_f - \alpha_s) \cdot (T_r - T_d) + \varepsilon_{bi}]} \cdot \frac{\left(1 - \frac{Y_f d_f^2}{Y_s d_s^2}\right)^2 + 4 \frac{Y_f d_f}{Y_s d_s} \left(1 + \frac{d_f}{d_s}\right)^2}{\left(1 + \frac{d_f}{d_s}\right)}$$



**A rigid substrate foil is not changed much by CTE mismatch
Possible to maintain reasonable overlay accuracy**



**Stress built into the SiN_x can compensate thermal mismatch
and eliminate curvature and misalignment**

Summary

- Higher deposition temperatures needed for good TFT stability
- Deposition at elevated temperature changes in-plane dimensions
- Changes are small if $\frac{d_f}{d_s} \lesssim 0.05$ (steel) or $\frac{d_f}{d_s} \lesssim 0.001$ (Kapton)
- CTE mismatch change in in-plane dimensions is
 - ~ 20 ppm for a-Si:H TFTs on 100- μ m steel foil
 - ~ 500 ppm for a-Si:H TFTs on 100- μ m Kapton foil
- Tailor built-in stress in the film to compensate CTE mismatch
 - $\Rightarrow$ **possible to eliminate misalignment**
 - $\Rightarrow$ **possible to eliminate curvature of the workpiece**