

Transition from Planar MOSFETs to FinFETs and its Impact on Design and Variability

Victor Moroz

Berkeley Seminar, October 28, 2011

Discussion Topics

- Transistor scaling
- FDSOI
- SuVolta
- Stress engineering
- Non-silicon materials
- FinFET
- Summary



Discussion Topics

Transistor scaling

• FDSOI

- SuVolta
- Stress engineering
- Non-silicon materials


FinFET

• Summary



TEM Images of High Performance FETs

All TEM images here have the same scale




- Very little change in physical gate length, only ~0.9x per node
- The gate pitch is scaling fast, as 0.7x per node and area scales as 0.5x
- Most of the transistor innovation is in stress engineering and HKMG



TEM Images of High Performance FETs

All TEM images here have the same scale




0.7x scaling

- Very little change in physical gate length, only ~0.9x per node
- The gate pitch is scaling fast, as 0.7x per node and area scales as 0.5x
- Most of the transistor innovation is in stress engineering and HKMG



Transistor Size Evolution: Poly Gate


-●-Lgate, logic ● ● ITRS '03-'08



- ITRS for a long time (from 2003 to 2008) insisted on extrapolating poly gate length to zero
- This corresponds to straightforward 0.7x scaling per generation
- Meanwhile, the industry kept a much slower, 0.9x scaling pace from 90nm to 30nm




Transistor Size Evolution: Poly Gate



- ITRS for a long time (from 2003 to 2008) insisted on extrapolating poly gate length to zero
- This corresponds to straightforward 0.7x scaling per generation
- Meanwhile, the industry kept a much slower, 0.9x scaling pace from 90nm to 30nm



Transistor Size Evolution: S/D Overlap






Scaling of Leff (Junction-to-Junction)

90 nm node


32 nm node



- Sonm Jonn Jonn Joonm
- Lgate shrinks very slow
- S/D overlap shrinks fast
- Leff stays almost fixed




Transistor Size Evolution: L Effective



- Effective channel length did not change at all!
- Effective channel length is defined as distance between source and drain junctions
- It determines how far the electrons/holes have to go
- It determines carrier transport and transistor variability



Role of Stress Engineering in CMOS




• Classic scaling is dead

- Stress engineering is huge, bigger than HKMG
- At 32nm node, stress enhances hole mobility by 3.5x
- SiGe plays a key role in PMOS
- Si:C is used in NMOS, but is less efficient



K. Kuhn et al, ECS 2010 (Intel)


Transistor Size Evolution: Extrapolation?



- There is a sweet spot in terms of Leff that nobody wants to change
- This is not a "brick wall", but the best lon/loff ratio
- Shorter transistors with conventional planar bulk architecture are inferior




Transistor Size Evolution: Extrapolation?



- There is a sweet spot in terms of Leff that nobody wants to change
- This is not a "brick wall", but the best lon/loff ratio
- Shorter transistors with conventional planar bulk architecture are inferior
- This trend can not continue, as there's no space left for the contact




Transistor Size Evolution: Gate Pitch



SYNOPSYS* Predictable Success

Are Smaller Transistors Possible?


• Yes, here are several examples:



 But, their performance is inferior to the current MOSFET with Leff = 25nm



Why MOSFETs Dislike Scaling?




Good current is controlled by the gate (can be turned off)

Bad current is too far from the gate

High halo doping is used to suppress DIBL, but it degrades the on-current and increases BTBT leakage



Typical Drain Junction Leakage Map



- Band-to-band tunneling happens at the tip of drain extension, just outside of the gate
- This is where high field overlaps with high halo doping




What Can Be Done?

- Simple solution:
 - Keep the channel close to the gate
 - Remove current paths that are away from the gate
- This can be achieved in either:
 - FDSOI, or
 - FinFET




Transistor Size Evolution: Future



- At 20nm node, the trend can continue
- At 15nm node, switch to FinFETs or FDSOI is necessary
- FinFETs benefit from S/D underlap, not overlap




Transistor Size Evolution: ITRS 2009



- At 20nm node, the trend will continue
- At 15nm node, switch to FinFETs or FDSOI is necessary
- FinFETs benefit from S/D underlap, not overlap
- ITRS 2009 is in line with this vision (finally!)




Transistor Size Evolution: SRAM



- SRAM occupies large part of the chip
- Yet, it's size lags 4 generations behind the logic!
- This is due to the:
 - Variability
 - Leakage




Scaling vs. Modeling Approaches





Scaling vs. Modeling Approaches



JYTUFJYJ Predictable Success

Discussion Topics


Transistor scaling

FDSOI

- SuVolta
- Stress engineering
- Non-silicon materials
- FinFET
- Summary




ETSOI aka UTSOI aka FDSOI






Current Is Always Within Gate's Reach





20nm FDSOI MOSFET Stress Engineering



- FDSOI has very low stress transfer efficiency for both SiGe S/D and strained gate
- Only ~12% of stress is transferred to the channel
- Compare this to >50% stress transfer efficiency for bulk planar FETs & FinFETs

FDSOI similar to the one reported by IBM at IEDM 2009



FDSOI Summary

- Can be scaled better than planar MOSFET
- Low off-state leakage good for LP
- Similar layout style to planar MOSFETs
- Expensive
- No good stress engineering
- Can not compete with FinFET's performance



Discussion Topics

- Transistor scaling
- FDSOI

SuVolta


- Stress engineering
- Non-silicon materials

• Finfet

• Summary




SuVolta Monster Patent



- Keep the same masks, same libraries as in standard CMOS
- Less Vt variability, therefore possible to reduce Vdd and power consumption

"SuVolta Claims Half the Power for Mobile SoCs"



Body coefficient

2x increase

increased V_T control

SYNOPSYS* Predictable Success

reduced power

Discussion Topics

- Transistor scaling
- FDSOI
- SuVolta

Stress engineering

- Non-silicon materials
- FinFET
- Summary




Stress Engineering

- A must for Si
- Perhaps not necessary for high-μ materials
- No good way to do it in SOI
- No SMT for FinFETs and nano-wires
- For gate-last HKMG:

– CESL is useless

Main stress source is strained elevated S/D


Stress Source Evolution





{111} Stacking Faults Due to SMT

Intel 32nm NMOSFET




- During SPER with restricted boundary, amorphized Si S/D gets dislocations with {111} stacking faults
- Each stacking fault is a missing {111} plane (i.e. vacancies)
- The missing {111} plane creates tensile stress in the direction perpendicular to the plane



© Synopsys 2011


Stress Induced by {111} Stacking Fault



- Missing (i.e. vacancy) {111} plane due to SMT for a 30nm deep amorphized Si
- ~350 MPa tensile
 longitudinal stress is
 present in the channel
- Each pair of stacking faults increases electron mobility by 5%



It is a Bad Idea to Amorphize FinFETs





Discussion Topics

- Transistor scaling
- FDSOI
- SuVolta
- Stress engineering
- Non-silicon materials


FinFET

• Summary



Three Major Issues for Non-Si Channels

Can not scale Leff <15nm



Gate Voltage (Volts)

Planar MOSFET modeled with Schroedinger eq'n L. Smith et al, MRS 2007

Oktyabrsky et al, Mat. Sci. Eng. B 2006



250

200

150

100


50

0

1

SS (mV/dec)

Opportunity Window for Non-Si Channel



- Any new technology has to last at least 2 nodes
- SiGe channel is easier to manufacture
- High Ge content SiGe or pure Ge or GeSn to follow
- III-V materials have a narrow opportunity window




Discussion Topics

- Transistor scaling
- FDSOI
- SuVolta
- Stress engineering
- Non-silicon materials


FinFET

• Summary






Thin-Layer Mobility for (100) & (110) Si




Predictable Success

10nm FinFET: Improves As Fin Narrows



Assumptions: L=10nm, Leff=16nm, EOT=1nm, Fin pitch=3*fin width, Vdd=0.8V, Undoped bulk fin, Ioff=1nA/um, Fin height=30nm




- This means that it really pays off to narrow the fin
- To narrow the fin, two STI depths are required





Orientation Effects

- Auto-Orientation is a must
- High-order planes?
- Rough side surfaces?














Orientation Effects

- Auto-Orientation is a must
- High-order planes?
- Rough side surfaces?












Planar MOSFETs are not Planar Anyway!






Variability

- Key for scaling power consumption
- Currently dominated by RDF
- For undoped FinFETs and nano-wires variability will be dominated by CD and LER



Non-Uniform Fin Stress Patterns



Predictable Success

© Synopsys 201

49

Patterning


- Double vias are not necessary any more, so:
 - No corners/jogs

- All lines on all levels can be straight lines

- Patterning can be done with double and quadruple spacer litho
- LER is an increasing issue
- {111} epi and etch facets can help to extend patterning to the end of roadmap




Larger Scale: Time evolution. |






Larger Scale: Time evolution. -






Larger Scale: Time evolution. |





Microscopic Surface Roughness



- {100} planes are the roughest
- {110} planes are smoother
- {111} planes are the smoothest



FinFET Conclusions

- Requires changes in process & design
- Very sensitive to geometry
- Requires spacer lithography
- Insensitive to random dopant fluctuations
- Provides high performance
- Easy for stress engineering
- Enables scaling to 15nm and 10nm
- Will likely become mainstream architecture



STT-RAM: DRAM Replacement?

- Major players consider it for DRAM
- Good potential for "universal memory"
- Can be used for low-power logic
 - Requires different circuits
 - Driven by I, not V
- CoFeB demonstrated working down to 5nm islands



Summary

- Conventional MOSFETs can not be scaled beyond 20nm without performance degradation
- FDSOI is incompatible with stress engineering
- Stress engineering boosts driving current by 2x
- FinFETs will likely become mainstream transistor architecture

